

Boolean

Variant: Prototype

10/22/2020

V2I1

RELEASED

Page	Index	Page	Index	Page	Index
.....
01	COVER PAGE	07	BLE MODULE	13	FPGA POWER
02	BLOCK DIAGRAM	08	HDMI	14	POWER I
03	BTNs, SWs	09	USB-JTAG, USB-UART	15	POWER II
04	LEDs, SSEG	10	FPGA BANKS 0, XADC	16	POWER SEQUENCING
05	PMOD	11	FPGA BANKS 14, 15 AND 16	17	DOC REVISION HISTORY
06	AUDIO, SERVO	12	FPGA BANKS 34 AND 35	18


DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational design notes .

DESIGN NOTE:
Example text for critical design notes.

DESIGN NOTE:
Example text for cautionary design notes.


LAYOUT NOTE:
Example text for critical layout guidelines.




© 2020 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Boolean		Variant: Prototype	
Page Contents: [01] - COVER PAGE.SchDoc			
Date: 10/22/2020	DWG NO: KT-000-001-001-001	Revision: V2I1	
Date:	10/22/2020	Checked by: *	Sheet 1 of 17

Boolean (Block Diagram)


Legend



IC



Pin header



Passive/Buffers



Connector



© 2020 Real Digital

CONFIDENTIAL. Do not distribute.

Title: Boolean

Variant:
Prototype

Page Contents: [02] - BLOCK DIAGRAM.SchDoc

Size: A4

DWG NO: KT-000-001-001-001






Revision:
V2I1

Date: 10/22/2020

Checked by: *

Sheet 2 of 17

SWITCHES, BUTTONS



© 2020 Real Digital

CONFIDENTIAL. Do not distribute.

Title: Boolean

Variant:
Prototype

Page Contents: [03] - BTNs, SWs.SchDoc

Size: A4

DWG NO: KT-000-001-001-001









Revision:
V2I1

Date: 10/22/2020

Checked by: *

Sheet 3 of 17

LEDs, SEVEN-SEGMENT



© 2020 Real Digital

CONFIDENTIAL. Do not distribute.

Title: Boolean

Variant: Prototype

Page Contents: [04] - LEDs, SSEG.SchDoc

Size: A4

DWG NO: KT-000-001-001-001



Revision: V2I1

Date: 10/22/2020

Checked by: *







Sheet 4 of 17

PMODs






© 2020 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Boolean		Variant: Prototype	
Page Contents: [05] - PMOD.SchDoc			
Size: A4	DWG NO: KT-000-001-001-001	Revision: V2I1	
Date: 10/22/2020	Checked by: *	Sheet 5 of 17	

AUDIO, SERVO




© 2020 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Boolean		Variant: Prototype	
Page Contents: [06] - AUDIO, SERVO.SchDoc			
Size: A4	DWG NO: KT-000-001-001-001	Revision: V2I1	
Date: 10/22/2020	Checked by: *	Sheet 6 of 17	

BLE MODULE




© 2020 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Boolean		Variant: Prototype	
Page Contents: [07] - BLE MODULE.SchDoc			
Size: A4	DWG NO: KT-000-001-001-001	Revision: V2I1	
Date: 10/22/2020	Checked by: *	Sheet 7 of 17	

HDMI





	© 2020 Real Digital		<i>CONFIDENTIAL. Do not distribute.</i>	
	Title: Boolean		Variant: Prototype	
	Page Contents: [08] - HDMI.SchDoc			
	Size: A4	DWG NO: KT-000-001-001-001	Revision: V2I1	
	Date: 10/22/2020	Checked by: *	Sheet 8 of 17	

USB-JTAG, USB-UART



© 2020 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Boolean		Variant: Prototype	
Page Contents: [09] - USB-JTAG, USB-UART.SchDoc			
Size: A4	DWG NO: KT-000-001-001-001	Revision: V2I1	
Date: 10/22/2020	Checked by: *	Sheet 9 of 17	

FPGA BANK 0 , XADC




Configuration Mode	M[2:0]	Status
Master SPI	001	
JTAG	101	Default

Parameter Set
QSPI




© 2020 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Boolean		Variant: Prototype	
Page Contents: [10] - FPGA BANK 0, XADC.SchDoc			
Size: A4	DWG NO: KT-000-001-001-001	Revision: V2I1	
Date: 10/22/2020	Checked by: *	Sheet 10 of 17	


FPGA BANK 14, 15 and 16




XC7S50-CSGA324



XC7S50-CSGA324



DESIGN NOTE:
 UG483: "For maximum ESD protection in an unused bank, all VCCO and I/O pins in that bank should be connected together to the same potential, whether that be ground, a valid VCCO voltage, or a floating plane."



© 2020 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Boolean		Variant: Prototype	
Page Contents: [11] - FPGA BANKS 14, 15 and 16.SchDoc			
Size: A4	DWG NO: KT-000-001-001-001	Revision: V2II	
Date: 10/22/2020	Checked by: *	Sheet 11 of 17	

FPGA BANK 34 and 35

IC7E

BANK 34		
IO_0_34	J6	JCD_3
IO_L1P_T0_34	K4	JD4_P
IO_L1N_T0_34	L4	JD4_N
IO_L2P_T0_34	K3	JCD_4
IO_L2N_T0_34	K2	SW14
IO_L3P_T0_DQS_34	K1	SW15
IO_L3N_T0_DQS_34	L1	SW13
IO_L4P_T0_34	K6	JCD_2
IO_L4N_T0_34	L6	JCD_1
IO_L5P_T0_34	L5	JD3_P
IO_L5N_T0_34	M4	JD3_N
IO_L6P_T0_34	M6	
IO_L6N_T0_VREF_34	M5	JCD_0
IO_L7P_T1_34	M3	JCD_5
IO_L7N_T1_34	M2	SW11
IO_L8P_T1_34	M1	SW12
IO_L8N_T1_34	N1	SW10
IO_L9P_T1_DQS_34	N3	
IO_L9N_T1_DQS_34	N2	SW9
IO_L10P_T1_34	N5	JD2_P
IO_L10N_T1_34	N4	JD2_N
IO_L11P_T1_SRCC_34	P2	SW7
IO_L11N_T1_SRCC_34	P1	SW8
IO_L12P_T1_MRCC_34	R2	SW5
IO_L12N_T1_MRCC_34	R1	SW6
IO_L13P_T2_MRCC_34	R3	
IO_L13N_T2_MRCC_34	T2	SW3
IO_L14P_T2_SRCC_34	T1	SW4
IO_L14N_T2_SRCC_34	U1	SW2
IO_L15P_T2_DQS_34	U3	RGB1_R
IO_L15N_T2_DQS_34	U2	SW1
IO_L16P_T2_34	V3	RGB1_G
IO_L16N_T2_34	V2	SW0
IO_L17P_T2_34	V5	RGB1_B
IO_L17N_T2_34	V4	RGB0_G
IO_L18P_T2_34	R4	JD1_P
IO_L18N_T2_34	T3	JD1_N
IO_L19P_T3_34	P6	JC4_P
IO_L19N_T3_VREF_34	P5	JC4_N
IO_L20P_T3_34	V7	
IO_L20N_T3_34	V6	RGB0_R
IO_L21P_T3_DQS_34	R5	JC2_P
IO_L21N_T3_DQS_34	T4	JC2_N
IO_L22P_T3_34	T6	JC1_P
IO_L22N_T3_34	T5	JC1_N
IO_L23P_T3_34	R7	JC3_P
IO_L23N_T3_34	R6	JC3_N
IO_L24P_T3_34	U7	
IO_L24N_T3_34	U6	RGB0_B
IO_25_34	P7	

XC7S50-CSGA324

IC7F








BANK 35		
IO_0_35	F6	
IO_L1P_T0_AD4P_35	A8	SSEGO_AN3
IO_L1N_T0_AD4N_35	A7	SSEGO_CE
IO_L2P_T0_AD12P_35	C5	SSEGO_CB
IO_L2N_T0_AD12N_35	B5	SSEGO_CG
IO_L3P_T0_DQS_AD5P_35	D7	SSEGO_CA
IO_L3N_T0_DQS_AD5N_35	C7	SSEGO_AN2
IO_L4P_T0_35	B7	SSEGO_CD
IO_L4N_T0_35	A6	SSEGO_DP
IO_L5P_T0_AD13P_35	E6	LD8
IO_L5N_T0_AD13N_35	D6	SSEGO_CF
IO_L6P_T0_35	E5	LD7
IO_L6N_T0_VREF_35	D5	SSEGO_AN0
IO_L7P_T1_AD6P_35	C4	SSEGO_AN1
IO_L7N_T1_AD6N_35	B4	LD14
IO_L8P_T1_AD14P_35	C3	LD9
IO_L8N_T1_AD14N_35	B3	LD12
IO_L9P_T1_DQS_AD7P_35	A5	SSEGO_CC
IO_L9N_T1_DQS_AD7N_35	A4	LD15
IO_L10P_T1_AD15P_35	A3	LD13
IO_L10N_T1_AD15N_35	A2	LD11
IO_L11P_T1_SRCC_35	C2	SSEG1_CD
IO_L11N_T1_SRCC_35	B2	LD10
IO_L12P_T1_MRCC_35	C1	SSEG1_DP
IO_L12N_T1_MRCC_35	B1	SSEG1_CE
IO_L13P_T2_MRCC_35	F4	SSEG1_CA
IO_L13N_T2_MRCC_35	E4	SSEG1_AN3
IO_L14P_T2_SRCC_35	E1	LD4
IO_L14N_T2_SRCC_35	D1	SSEG1_CG
IO_L15P_T2_DQS_35	F3	SSEG1_AN2
IO_L15N_T2_DQS_35	E3	LD6
IO_L16P_T2_35	E2	LD5
IO_L16N_T2_35	D2	SSEG1_CC
IO_L17P_T2_35	G5	BLE_UART_TX
IO_L17N_T2_35	F5	BLE_UART_RX
IO_L18P_T2_35	F2	LD3
IO_L18N_T2_35	F1	LD2
IO_L19P_T3_35	J4	SSEG1_AN1
IO_L19N_T3_VREF_35	J3	SSEG1_CB
IO_L20P_T3_35	H3	SSEG1_AN0
IO_L20N_T3_35	H2	BTN2
IO_L21P_T3_DQS_35	G2	LD1
IO_L21N_T3_DQS_35	G1	LDO
IO_L22P_T3_35	H5	
IO_L22N_T3_35	H4	SSEG1_CF
IO_L23P_T3_35	J2	BTN0
IO_L23N_T3_35	J1	BTN3
IO_L24P_T3_35	H6	BLE_UART_RTS
IO_L24N_T3_35	G6	BLE_UART_CTS
IO_25_35	J5	BTN1

XC7S50-CSGA324




© 2020 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Boolean		Variant: Prototype	
Page Contents: [12] - FPGA BANKS 34 and 35.SchDoc			
Size: A4	DWG NO: KT-000-001-001-001	Revision: V2II	
Date: 10/22/2020	Checked by: *	Sheet 12 of 17	

FPGA POWER



© 2020 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Boolean		Variant: Prototype	
Page Contents: [13] - FPGA POWER.SchDoc			
Size: A4	DWG NO: KT-000-001-001	Revision: V2II	
Date: 10/22/2020	Checked by: *	Sheet 13 of 17	

POWER I



© 2020 Real Digital

CONFIDENTIAL. Do not distribute.

Title: Boolean

Variant:
Prototype

Page Contents: [14] - POWER I.SchDoc

Size: A4

DWG NO: KT-000-001-001-001



Revision:
V2I1

Date: 10/22/2020

Checked by: *

Sheet 14 of 17

POWER II



© 2020 Real Digital

CONFIDENTIAL. Do not distribute.

Title: Boolean

Variant:
Prototype

Page Contents: [15] - POWER II.SchDoc

Size: A4

DWG NO: KT-000-001-001-001



Revision:
V2II

Date: 10/22/2020

Checked by: *

Sheet 15 of 17

POWER SEQUENCING



QR Code Boolean QR1	Real Digital LG1	Rubber Feet STD1	Rubber Feet STD2
Boolean LG3	Xilinx LG2	Rubber Feet STD3	Rubber Feet STD4



© 2020 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Boolean		Variant: Prototype	
Page Contents: [16] - POWER SEQUENCING.SchDoc			
Size: A4	DWG NO: KT-000-001-001-001	Revision: V2I1	
Date: 10/22/2020	Checked by: *	Sheet 16 of 17	

1

2

3

4

DOC: REVISION HISTORY

A

A

B

B


C

C

D

D

CLOCKS (CPU & PCIe)

	© 2020 Real Digital		<i>CONFIDENTIAL. Do not distribute.</i>	
	Title: Boolean		Variant: Prototype	
	Page Contents: [17] - DOC REVISION HISTORY.SchDoc			
	Size: A4	DWG NO: KT-000-001-001-001		Revision: V2I1
	Date: 10/22/2020	Checked by: *	Sheet 17 of 17	

1

2

3

4